clk-qpnp-div.txt 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152
  1. Qualcomm Technologies, Inc. QPNP clock divider (clkdiv)
  2. clkdiv configures the clock frequency of a set of outputs on the PMIC.
  3. These clocks are typically wired through alternate functions on
  4. gpio pins.
  5. =======================
  6. Supported Properties
  7. =======================
  8. - compatible
  9. Usage: required
  10. Value type: <string>
  11. Definition: should be "qcom,qpnp-clkdiv".
  12. - reg
  13. Usage: required
  14. Value type: <prop-encoded-array>
  15. Definition: Addresses and sizes for the memory of this CLKDIV
  16. peripheral.
  17. - qcom,cxo-freq
  18. Usage: required
  19. Value type: <u32>
  20. Definition: The frequency of the crystal oscillator (CXO) clock in Hz.
  21. - qcom,clkdiv-id
  22. Usage: required
  23. Value type: <u32>
  24. Definition: Integer value specifies the hardware identifier of this
  25. CLKDIV peripheral.
  26. - qcom,clkdiv-init-freq
  27. Usage: optional
  28. Value type: <u32>
  29. Definition: Initial output frequency in Hz to configure for the CLKDIV
  30. peripheral. The initial frequency value should be less than
  31. or equal to CXO clock frequency and greater than or equal to
  32. CXO_freq/64.
  33. =======
  34. Example
  35. =======
  36. qcom,clkdiv@5b00 {
  37. compatible = "qcom,qpnp-clkdiv";
  38. reg = <0x5b00 0x100>;
  39. qcom,cxo-freq = <19200000>;
  40. qcom,clkdiv-id = <1>;
  41. qcom,clkdiv-init-freq = <9600000>;
  42. };