hi3519-crg.txt 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546
  1. * Hisilicon Hi3519 Clock and Reset Generator(CRG)
  2. The Hi3519 CRG module provides clock and reset signals to various
  3. controllers within the SoC.
  4. This binding uses the following bindings:
  5. Documentation/devicetree/bindings/clock/clock-bindings.txt
  6. Documentation/devicetree/bindings/reset/reset.txt
  7. Required Properties:
  8. - compatible: should be one of the following.
  9. - "hisilicon,hi3519-crg" - controller compatible with Hi3519 SoC.
  10. - reg: physical base address of the controller and length of memory mapped
  11. region.
  12. - #clock-cells: should be 1.
  13. Each clock is assigned an identifier and client nodes use this identifier
  14. to specify the clock which they consume.
  15. All these identifier could be found in <dt-bindings/clock/hi3519-clock.h>.
  16. - #reset-cells: should be 2.
  17. A reset signal can be controlled by writing a bit register in the CRG module.
  18. The reset specifier consists of two cells. The first cell represents the
  19. register offset relative to the base address. The second cell represents the
  20. bit index in the register.
  21. Example: CRG nodes
  22. CRG: clock-reset-controller@12010000 {
  23. compatible = "hisilicon,hi3519-crg";
  24. reg = <0x12010000 0x10000>;
  25. #clock-cells = <1>;
  26. #reset-cells = <2>;
  27. };
  28. Example: consumer nodes
  29. i2c0: i2c@12110000 {
  30. compatible = "hisilicon,hi3519-i2c";
  31. reg = <0x12110000 0x1000>;
  32. clocks = <&CRG HI3519_I2C0_RST>;
  33. resets = <&CRG 0xe4 0>;
  34. };