tango4-clock.txt 708 B

1234567891011121314151617181920212223
  1. * Sigma Designs Tango4 Clock Generator
  2. The Tango4 clock generator outputs cpu_clk and sys_clk (the latter is used
  3. for RAM and various peripheral devices). The clock binding described here
  4. is applicable to all Tango4 SoCs.
  5. Required Properties:
  6. - compatible: should be "sigma,tango4-clkgen".
  7. - reg: physical base address of the device and length of memory mapped region.
  8. - clocks: phandle of the input clock (crystal oscillator).
  9. - clock-output-names: should be "cpuclk" and "sysclk".
  10. - #clock-cells: should be set to 1.
  11. Example:
  12. clkgen: clkgen@10000 {
  13. compatible = "sigma,tango4-clkgen";
  14. reg = <0x10000 0x40>;
  15. clocks = <&xtal>;
  16. clock-output-names = "cpuclk", "sysclk";
  17. #clock-cells = <1>;
  18. };