snps,arcpgu.txt 900 B

1234567891011121314151617181920212223242526272829303132333435
  1. ARC PGU
  2. This is a display controller found on several development boards produced
  3. by Synopsys. The ARC PGU is an RGB streamer that reads the data from a
  4. framebuffer and sends it to a single digital encoder (usually HDMI).
  5. Required properties:
  6. - compatible: "snps,arcpgu"
  7. - reg: Physical base address and length of the controller's registers.
  8. - clocks: A list of phandle + clock-specifier pairs, one for each
  9. entry in 'clock-names'.
  10. - clock-names: A list of clock names. For ARC PGU it should contain:
  11. - "pxlclk" for the clock feeding the output PLL of the controller.
  12. Required sub-nodes:
  13. - port: The PGU connection to an encoder chip.
  14. Example:
  15. / {
  16. ...
  17. pgu@XXXXXXXX {
  18. compatible = "snps,arcpgu";
  19. reg = <0xXXXXXXXX 0x400>;
  20. clocks = <&clock_node>;
  21. clock-names = "pxlclk";
  22. port {
  23. pgu_output: endpoint {
  24. remote-endpoint = <&hdmi_enc_input>;
  25. };
  26. };
  27. };
  28. };