exynos-srom.h 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
  1. /*
  2. * Copyright (c) 2015 Samsung Electronics Co., Ltd.
  3. * http://www.samsung.com
  4. *
  5. * Exynos SROMC register definitions
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. */
  11. #ifndef __EXYNOS_SROM_H
  12. #define __EXYNOS_SROM_H __FILE__
  13. #define EXYNOS_SROMREG(x) (x)
  14. #define EXYNOS_SROM_BW EXYNOS_SROMREG(0x0)
  15. #define EXYNOS_SROM_BC0 EXYNOS_SROMREG(0x4)
  16. #define EXYNOS_SROM_BC1 EXYNOS_SROMREG(0x8)
  17. #define EXYNOS_SROM_BC2 EXYNOS_SROMREG(0xc)
  18. #define EXYNOS_SROM_BC3 EXYNOS_SROMREG(0x10)
  19. #define EXYNOS_SROM_BC4 EXYNOS_SROMREG(0x14)
  20. #define EXYNOS_SROM_BC5 EXYNOS_SROMREG(0x18)
  21. /* one register BW holds 4 x 4-bit packed settings for NCS0 - NCS3 */
  22. #define EXYNOS_SROM_BW__DATAWIDTH__SHIFT 0
  23. #define EXYNOS_SROM_BW__ADDRMODE__SHIFT 1
  24. #define EXYNOS_SROM_BW__WAITENABLE__SHIFT 2
  25. #define EXYNOS_SROM_BW__BYTEENABLE__SHIFT 3
  26. #define EXYNOS_SROM_BW__CS_MASK 0xf
  27. #define EXYNOS_SROM_BW__NCS0__SHIFT 0
  28. #define EXYNOS_SROM_BW__NCS1__SHIFT 4
  29. #define EXYNOS_SROM_BW__NCS2__SHIFT 8
  30. #define EXYNOS_SROM_BW__NCS3__SHIFT 12
  31. #define EXYNOS_SROM_BW__NCS4__SHIFT 16
  32. #define EXYNOS_SROM_BW__NCS5__SHIFT 20
  33. /* applies to same to BCS0 - BCS3 */
  34. #define EXYNOS_SROM_BCX__PMC__SHIFT 0
  35. #define EXYNOS_SROM_BCX__TACP__SHIFT 4
  36. #define EXYNOS_SROM_BCX__TCAH__SHIFT 8
  37. #define EXYNOS_SROM_BCX__TCOH__SHIFT 12
  38. #define EXYNOS_SROM_BCX__TACC__SHIFT 16
  39. #define EXYNOS_SROM_BCX__TCOS__SHIFT 24
  40. #define EXYNOS_SROM_BCX__TACS__SHIFT 28
  41. #endif /* __EXYNOS_SROM_H */