Home Explore Help
Register Sign In
drachfly
/
android10
1
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 6b68537209
Branches Tags
android10
/
kernel
/
include
/
dt-bindings
/
memory
/
mt8173-larb-port.h

mt8173-larb-port.h 4.9 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111 
  1. /*
    2. 

  2.  * Copyright (c) 2015-2016 MediaTek Inc.
    3. 

  3.  * Author: Yong Wu <[email protected]>
    4. 

  4.  *
    5. 

  5.  * This program is free software; you can redistribute it and/or modify
    6. 

  6.  * it under the terms of the GNU General Public License version 2 as
    7. 

  7.  * published by the Free Software Foundation.
    8. 

  8.  *
    9. 

  9.  * This program is distributed in the hope that it will be useful,
    10. 

  10.  * but WITHOUT ANY WARRANTY; without even the implied warranty of
    11. 

  11.  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    12. 

  12.  * GNU General Public License for more details.
    13. 

  13.  */
    14. 

  14. #ifndef __DTS_IOMMU_PORT_MT8173_H
    15. 

  15. #define __DTS_IOMMU_PORT_MT8173_H
    16. 

  16. 

  17. #define MTK_M4U_ID(larb, port)		(((larb) << 5) | (port))
    18. 

  18. /* Local arbiter ID */
    19. 

  19. #define MTK_M4U_TO_LARB(id)		(((id) >> 5) & 0x7)
    20. 

  20. /* PortID within the local arbiter */
    21. 

  21. #define MTK_M4U_TO_PORT(id)		((id) & 0x1f)
    22. 

  22. 

  23. #define M4U_LARB0_ID			0
    24. 

  24. #define M4U_LARB1_ID			1
    25. 

  25. #define M4U_LARB2_ID			2
    26. 

  26. #define M4U_LARB3_ID			3
    27. 

  27. #define M4U_LARB4_ID			4
    28. 

  28. #define M4U_LARB5_ID			5
    29. 

  29. 

  30. /* larb0 */
    31. 

  31. #define M4U_PORT_DISP_OVL0		MTK_M4U_ID(M4U_LARB0_ID, 0)
    32. 

  32. #define M4U_PORT_DISP_RDMA0		MTK_M4U_ID(M4U_LARB0_ID, 1)
    33. 

  33. #define M4U_PORT_DISP_WDMA0		MTK_M4U_ID(M4U_LARB0_ID, 2)
    34. 

  34. #define M4U_PORT_DISP_OD_R		MTK_M4U_ID(M4U_LARB0_ID, 3)
    35. 

  35. #define M4U_PORT_DISP_OD_W		MTK_M4U_ID(M4U_LARB0_ID, 4)
    36. 

  36. #define M4U_PORT_MDP_RDMA0		MTK_M4U_ID(M4U_LARB0_ID, 5)
    37. 

  37. #define M4U_PORT_MDP_WDMA		MTK_M4U_ID(M4U_LARB0_ID, 6)
    38. 

  38. #define M4U_PORT_MDP_WROT0		MTK_M4U_ID(M4U_LARB0_ID, 7)
    39. 

  39. 

  40. /* larb1 */
    41. 

  41. #define M4U_PORT_HW_VDEC_MC_EXT		MTK_M4U_ID(M4U_LARB1_ID, 0)
    42. 

  42. #define M4U_PORT_HW_VDEC_PP_EXT		MTK_M4U_ID(M4U_LARB1_ID, 1)
    43. 

  43. #define M4U_PORT_HW_VDEC_UFO_EXT	MTK_M4U_ID(M4U_LARB1_ID, 2)
    44. 

  44. #define M4U_PORT_HW_VDEC_VLD_EXT	MTK_M4U_ID(M4U_LARB1_ID, 3)
    45. 

  45. #define M4U_PORT_HW_VDEC_VLD2_EXT	MTK_M4U_ID(M4U_LARB1_ID, 4)
    46. 

  46. #define M4U_PORT_HW_VDEC_AVC_MV_EXT	MTK_M4U_ID(M4U_LARB1_ID, 5)
    47. 

  47. #define M4U_PORT_HW_VDEC_PRED_RD_EXT	MTK_M4U_ID(M4U_LARB1_ID, 6)
    48. 

  48. #define M4U_PORT_HW_VDEC_PRED_WR_EXT	MTK_M4U_ID(M4U_LARB1_ID, 7)
    49. 

  49. #define M4U_PORT_HW_VDEC_PPWRAP_EXT	MTK_M4U_ID(M4U_LARB1_ID, 8)
    50. 

  50. #define M4U_PORT_HW_VDEC_TILE		MTK_M4U_ID(M4U_LARB1_ID, 9)
    51. 

  51. 

  52. /* larb2 */
    53. 

  53. #define M4U_PORT_IMGO			MTK_M4U_ID(M4U_LARB2_ID, 0)
    54. 

  54. #define M4U_PORT_RRZO			MTK_M4U_ID(M4U_LARB2_ID, 1)
    55. 

  55. #define M4U_PORT_AAO			MTK_M4U_ID(M4U_LARB2_ID, 2)
    56. 

  56. #define M4U_PORT_LCSO			MTK_M4U_ID(M4U_LARB2_ID, 3)
    57. 

  57. #define M4U_PORT_ESFKO			MTK_M4U_ID(M4U_LARB2_ID, 4)
    58. 

  58. #define M4U_PORT_IMGO_D			MTK_M4U_ID(M4U_LARB2_ID, 5)
    59. 

  59. #define M4U_PORT_LSCI			MTK_M4U_ID(M4U_LARB2_ID, 6)
    60. 

  60. #define M4U_PORT_LSCI_D			MTK_M4U_ID(M4U_LARB2_ID, 7)
    61. 

  61. #define M4U_PORT_BPCI			MTK_M4U_ID(M4U_LARB2_ID, 8)
    62. 

  62. #define M4U_PORT_BPCI_D			MTK_M4U_ID(M4U_LARB2_ID, 9)
    63. 

  63. #define M4U_PORT_UFDI			MTK_M4U_ID(M4U_LARB2_ID, 10)
    64. 

  64. #define M4U_PORT_IMGI			MTK_M4U_ID(M4U_LARB2_ID, 11)
    65. 

  65. #define M4U_PORT_IMG2O			MTK_M4U_ID(M4U_LARB2_ID, 12)
    66. 

  66. #define M4U_PORT_IMG3O			MTK_M4U_ID(M4U_LARB2_ID, 13)
    67. 

  67. #define M4U_PORT_VIPI			MTK_M4U_ID(M4U_LARB2_ID, 14)
    68. 

  68. #define M4U_PORT_VIP2I			MTK_M4U_ID(M4U_LARB2_ID, 15)
    69. 

  69. #define M4U_PORT_VIP3I			MTK_M4U_ID(M4U_LARB2_ID, 16)
    70. 

  70. #define M4U_PORT_LCEI			MTK_M4U_ID(M4U_LARB2_ID, 17)
    71. 

  71. #define M4U_PORT_RB			MTK_M4U_ID(M4U_LARB2_ID, 18)
    72. 

  72. #define M4U_PORT_RP			MTK_M4U_ID(M4U_LARB2_ID, 19)
    73. 

  73. #define M4U_PORT_WR			MTK_M4U_ID(M4U_LARB2_ID, 20)
    74. 

  74. 

  75. /* larb3 */
    76. 

  76. #define M4U_PORT_VENC_RCPU		MTK_M4U_ID(M4U_LARB3_ID, 0)
    77. 

  77. #define M4U_PORT_VENC_REC		MTK_M4U_ID(M4U_LARB3_ID, 1)
    78. 

  78. #define M4U_PORT_VENC_BSDMA		MTK_M4U_ID(M4U_LARB3_ID, 2)
    79. 

  79. #define M4U_PORT_VENC_SV_COMV		MTK_M4U_ID(M4U_LARB3_ID, 3)
    80. 

  80. #define M4U_PORT_VENC_RD_COMV		MTK_M4U_ID(M4U_LARB3_ID, 4)
    81. 

  81. #define M4U_PORT_JPGENC_RDMA		MTK_M4U_ID(M4U_LARB3_ID, 5)
    82. 

  82. #define M4U_PORT_JPGENC_BSDMA		MTK_M4U_ID(M4U_LARB3_ID, 6)
    83. 

  83. #define M4U_PORT_JPGDEC_WDMA		MTK_M4U_ID(M4U_LARB3_ID, 7)
    84. 

  84. #define M4U_PORT_JPGDEC_BSDMA		MTK_M4U_ID(M4U_LARB3_ID, 8)
    85. 

  85. #define M4U_PORT_VENC_CUR_LUMA		MTK_M4U_ID(M4U_LARB3_ID, 9)
    86. 

  86. #define M4U_PORT_VENC_CUR_CHROMA	MTK_M4U_ID(M4U_LARB3_ID, 10)
    87. 

  87. #define M4U_PORT_VENC_REF_LUMA		MTK_M4U_ID(M4U_LARB3_ID, 11)
    88. 

  88. #define M4U_PORT_VENC_REF_CHROMA	MTK_M4U_ID(M4U_LARB3_ID, 12)
    89. 

  89. #define M4U_PORT_VENC_NBM_RDMA		MTK_M4U_ID(M4U_LARB3_ID, 13)
    90. 

  90. #define M4U_PORT_VENC_NBM_WDMA		MTK_M4U_ID(M4U_LARB3_ID, 14)
    91. 

  91. 

  92. /* larb4 */
    93. 

  93. #define M4U_PORT_DISP_OVL1		MTK_M4U_ID(M4U_LARB4_ID, 0)
    94. 

  94. #define M4U_PORT_DISP_RDMA1		MTK_M4U_ID(M4U_LARB4_ID, 1)
    95. 

  95. #define M4U_PORT_DISP_RDMA2		MTK_M4U_ID(M4U_LARB4_ID, 2)
    96. 

  96. #define M4U_PORT_DISP_WDMA1		MTK_M4U_ID(M4U_LARB4_ID, 3)
    97. 

  97. #define M4U_PORT_MDP_RDMA1		MTK_M4U_ID(M4U_LARB4_ID, 4)
    98. 

  98. #define M4U_PORT_MDP_WROT1		MTK_M4U_ID(M4U_LARB4_ID, 5)
    99. 

  99. 

  100. /* larb5 */
    101. 

  101. #define M4U_PORT_VENC_RCPU_SET2		MTK_M4U_ID(M4U_LARB5_ID, 0)
    102. 

  102. #define M4U_PORT_VENC_REC_FRM_SET2	MTK_M4U_ID(M4U_LARB5_ID, 1)
    103. 

  103. #define M4U_PORT_VENC_REF_LUMA_SET2	MTK_M4U_ID(M4U_LARB5_ID, 2)
    104. 

  104. #define M4U_PORT_VENC_REC_CHROMA_SET2	MTK_M4U_ID(M4U_LARB5_ID, 3)
    105. 

  105. #define M4U_PORT_VENC_BSDMA_SET2	MTK_M4U_ID(M4U_LARB5_ID, 4)
    106. 

  106. #define M4U_PORT_VENC_CUR_LUMA_SET2	MTK_M4U_ID(M4U_LARB5_ID, 5)
    107. 

  107. #define M4U_PORT_VENC_CUR_CHROMA_SET2	MTK_M4U_ID(M4U_LARB5_ID, 6)
    108. 

  108. #define M4U_PORT_VENC_RD_COMA_SET2	MTK_M4U_ID(M4U_LARB5_ID, 7)
    109. 

  109. #define M4U_PORT_VENC_SV_COMA_SET2	MTK_M4U_ID(M4U_LARB5_ID, 8)
    110. 

  110. 

  111. #endif
    112.