ccu-sun6i-a31.h 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172
  1. /*
  2. * Copyright 2016 Chen-Yu Tsai
  3. *
  4. * Chen-Yu Tsai <wens@csie.org>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. */
  16. #ifndef _CCU_SUN6I_A31_H_
  17. #define _CCU_SUN6I_A31_H_
  18. #include <dt-bindings/clock/sun6i-a31-ccu.h>
  19. #include <dt-bindings/reset/sun6i-a31-ccu.h>
  20. #define CLK_PLL_CPU 0
  21. #define CLK_PLL_AUDIO_BASE 1
  22. #define CLK_PLL_AUDIO 2
  23. #define CLK_PLL_AUDIO_2X 3
  24. #define CLK_PLL_AUDIO_4X 4
  25. #define CLK_PLL_AUDIO_8X 5
  26. #define CLK_PLL_VIDEO0 6
  27. #define CLK_PLL_VIDEO0_2X 7
  28. #define CLK_PLL_VE 8
  29. #define CLK_PLL_DDR 9
  30. /* The PLL_PERIPH clock is exported */
  31. #define CLK_PLL_PERIPH_2X 11
  32. #define CLK_PLL_VIDEO1 12
  33. #define CLK_PLL_VIDEO1_2X 13
  34. #define CLK_PLL_GPU 14
  35. #define CLK_PLL_MIPI 15
  36. #define CLK_PLL9 16
  37. #define CLK_PLL10 17
  38. /* The CPUX clock is exported */
  39. #define CLK_AXI 19
  40. #define CLK_AHB1 20
  41. #define CLK_APB1 21
  42. #define CLK_APB2 22
  43. /* All the bus gates are exported */
  44. /* The first bunch of module clocks are exported */
  45. /* EMAC clock is not implemented */
  46. #define CLK_MDFS 107
  47. #define CLK_SDRAM0 108
  48. #define CLK_SDRAM1 109
  49. /* All the DRAM gates are exported */
  50. /* Some more module clocks are exported */
  51. #define CLK_MBUS0 141
  52. #define CLK_MBUS1 142
  53. /* Some more module clocks and external clock outputs are exported */
  54. #define CLK_NUMBER (CLK_OUT_C + 1)
  55. #endif /* _CCU_SUN6I_A31_H_ */