exynos5410-clock.txt 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950
  1. * Samsung Exynos5410 Clock Controller
  2. The Exynos5410 clock controller generates and supplies clock to various
  3. controllers within the Exynos5410 SoC.
  4. Required Properties:
  5. - compatible: should be "samsung,exynos5410-clock"
  6. - reg: physical base address of the controller and length of memory mapped
  7. region.
  8. - #clock-cells: should be 1.
  9. - clocks: should contain an entry specifying the root clock from external
  10. oscillator supplied through XXTI or XusbXTI pin. This clock should be
  11. defined using standard clock bindings with "fin_pll" clock-output-name.
  12. That clock is being passed internally to the 9 PLLs.
  13. All available clocks are defined as preprocessor macros in
  14. dt-bindings/clock/exynos5410.h header and can be used in device
  15. tree sources.
  16. Example 1: An example of a clock controller node is listed below.
  17. fin_pll: xxti {
  18. compatible = "fixed-clock";
  19. clock-frequency = <24000000>;
  20. clock-output-names = "fin_pll";
  21. #clock-cells = <0>;
  22. };
  23. clock: clock-controller@0x10010000 {
  24. compatible = "samsung,exynos5410-clock";
  25. reg = <0x10010000 0x30000>;
  26. #clock-cells = <1>;
  27. clocks = <&fin_pll>;
  28. };
  29. Example 2: UART controller node that consumes the clock generated by the clock
  30. controller. Refer to the standard clock bindings for information
  31. about 'clocks' and 'clock-names' property.
  32. serial@12C20000 {
  33. compatible = "samsung,exynos4210-uart";
  34. reg = <0x12C00000 0x100>;
  35. interrupts = <0 51 0>;
  36. clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
  37. clock-names = "uart", "clk_uart_baud0";
  38. };